Area and Delay Optimized 4×4 Dadda Multiplier Design in 45nm CMOS Technology . Int. J. Environ. Sci. [Internet]. 2025 Oct. 8 [cited 2026 Jun. 6];:5405-21. Available from: https://theaspd.com/index.php/ijes/article/view/11154