“Area and Delay Optimized 4×4 Dadda Multiplier Design in 45nm CMOS Technology ”, Int. J. Environ. Sci., pp. 5405–5421, Oct. 2025, doi: 10.64252/4r2ydb59.