“‘Dynamic Voltage Scaling For Low-Power VLSI Design: A Review Of Power Optimization Techniques And Memory Efficiency Enhancements’”, Int. J. Environ. Sci., pp. 7672–7685, Sep. 2025, doi: 10.64252/3pyf9k26.