“Area and Delay Optimized 4×4 Dadda Multiplier Design in 45nm CMOS Technology ” (2025) International Journal of Environmental Sciences, pp. 5405–5421. doi:10.64252/4r2ydb59.