[1]
2025. Area and Delay Optimized 4×4 Dadda Multiplier Design in 45nm CMOS Technology . International Journal of Environmental Sciences. (Oct. 2025), 5405–5421. DOI:https://doi.org/10.64252/4r2ydb59.